## **REMARKS**

Claims 1, 3, 9, 15-16, and 20 have been amended.

Claims 2, 7-8, have been cancelled.

Claims 1, 3-6, 9-25 are pending.

5

The Office Action dated May 17, 2005 states that Claims 1-20 are rejected under 35 USC 102(e) as being anticipated by U.S. Patent No. 6,130,967 issued to *Lee et al.* Subsequently within the Office Action, the 102(e) rejection appears to also extend to reject Claims 21-25. Thus, it is presumed in this response that the Examiner rejected all of the previously pending claims (1-25).

The Applicant respectfully requests that all of the rejections be reconsidered and withdrawn and that the remaining pending claims be allowed.

15

20

10

Lee et al. disclose an image bus ring (14) that is configured to support communication between one image interface (24), one image disk interface (16) and multiple field of view or image processing modules (28, 30, 32, 34). The image bus ring is a single shared bus having high enough bandwidth to allow data communication between the image processing modules and the image interface and image disk interface. In addition to the image bus ring, Lee et al. also teach that the image processing modules are coupled to a system bus (50).

25

Independent Claim 1 has been amended to more clearly point out that which is being claimed. As amended, Claim 1 is drawn to an apparatus that includes a plurality of logic modules, a plurality of bus interfaces and a

plurality of buses. As recited, at least two logic modules are configured to selectively process image related data according to different image processing algorithms and unlike *Lee et al.* each bus interface is operatively coupled to a corresponding logic module. Further contrary to the teachings of *Lee et al.*, the plurality of buses includes a memory bus, a first support bus and a second support bus. As recited, each bus interface is configured to selectively operatively couple the corresponding logic module to at least the first support bus and the second support bus in response to at least one control input to selectively route at least a portion of the image related data between the at least two logic modules for processing in accordance with a data processing order.

Lee et al. fail to disclose or reasonably suggest such an apparatus as recited in Claim 1. Lee et al. do not disclose or suggest multiple support buses, rather they employ a single high bandwidth bus that is always coupled to each of the image processing modules. Lee et al. do not disclose or suggest having a separate bus interface for each image processing module, or any other capability that allows for the selective operative coupling of individual modules to different support buses in response to a control signal. Lee et al. do not disclose at least two logic modules configured to selectively process image related data according to different image processing algorithms, but rather different fields of view, and wherein the control signal causes selective routing of image related data between logic modules through an operatively coupled support bus in accordance with a data processing order.

For at least these reasons and others Claim 1, and consequently Claims 3-6, 9-15 which depend there from, are clearly patentable over *Lee et al.* 

25

5

10

15

20

Independent Claim 16 has also been amended and is drawn to an apparatus that includes, a plurality of logic modules wherein each logic module

9

10004288-1

is configured to selectively process image related data according to a different image processing algorithm, a plurality of bus interfaces wherein each bus interface is operatively coupled to a corresponding logic module, and a plurality of buses, including at least a memory bus, a first support bus and a second support bus, that are operatively coupled to the plurality of bus interfaces. As recited, each of the plurality of bus interfaces is selectively configurable to selectively route image related data through either the first support bus or the second support bus to the corresponding logic module for processing in accordance with a programmable data processing order.

5

10

15

20

25

Lee et al. fail to disclose or reasonably suggest the apparatus as recited in Claim 16, and dependent Claims 17-19, for at least the same reasons as stated above with regard to Claim 1. For example, Lee et al. fail to disclose or reasonably suggest a plurality of bus interfaces that are selectively configurable to selectively route image related data through either the first support bus or the second support bus to the corresponding logic module for processing in accordance with a programmable data processing order.

Independent Claim 20 has been amended and is drawn to an image processing device that includes a plurality of buses including at least a memory bus, a first support bus and a second support bus, memory suitable for storing image related data, a memory bus interface coupled to the memory bus and the memory and configured to provide access to the memory via the memory bus, a plurality of logic modules, each logic module being configured to process image related data according to a different image processing algorithm, and a plurality of bus interfaces, each bus interface being coupled to a corresponding logic module, the first support bus, the second support bus and the memory bus, and configurable to selectively route the image related

10004288-1

data through the first support bus or the second support bus to the plurality of logic modules for processing in accordance with a data processing order.

Lee et al. fail to disclose or reasonably suggest the apparatus as recited in Claim 20, and dependent Claims 21-25, for at least the same reasons as stated above with regard to Claim 1. For example, Lee et al. fail to disclose or reasonably suggest multiple bus interfaces that are configurable to selectively route image related data through the first support bus or the second support bus to the plurality of logic modules for processing in accordance with a data processing order.

10

5

## **Conclusion**

The pending claims are each clearly patentable over the cited art and as such are in condition for prompt allowance. Applicant respectfully requests reconsideration and prompt issuance of the subject application.

15

Respectfully Submitted,

Dated: 8/17/04

By:

Thomas A. Jolly Reg. No. 39,241 (541) 715-7331

20